

# 256K

X84256

# **MPS<sup>TM</sup> EEPROM**

# **µPort Saver EEPROM**

#### FEATURES

- Up to 10MHz data transfer rate
- 25ns Read Access Time
- Direct Interface to Microprocessors and Microcontrollers
  - -Eliminates I/O port requirements
  - -No interface glue logic required
  - -Eliminates need for parallel to serial converters
- Low Power CMOS
  - -2.5V-5.5V and 5V ±10% Versions
  - -Standby Current Less than 1µA
  - —Active Current Less than 3mA
- Byte or Page Write Capable —64-Byte Page Write Mode
- Typical Nonvolatile Write Cycle Time: 2ms
- High Reliability
  - -1,000,000 Endurance Cycles
  - -Guaranteed Data Retention: 100 Years
- Small Packages Options
  - -8, 16-Lead SOIC Packages
  - —14-Lead TSSOP Packages
  - -8-Lead XBGA Packages

#### DESCRIPTION


The  $\mu$ Port Saver memories need no serial ports or special hardware and connect to the processor memory bus. Replacing bytewide data memory, the  $\mu$ Port Saver uses bytewide memory control functions, takes a fraction of the board space and consumes much less power. Replacing serial memories, the  $\mu$ Port Saver provides all the serial benefits, such as low cost, low power, low voltage, and small package size while releasing I/Os for more important uses.

The  $\mu$ Port Saver memory outputs data within 25ns of an active read signal. This is less than the read access time of most hosts and provides "no-wait-state" operation. This prevents bottlenecks on the bus. With rates to 10 MHz, the  $\mu$ Port Saver supplies data faster than required by most host read cycle specifications. This eliminates the need for software NOPs.

The  $\mu$ Port Saver memories communicate over one line of the data bus using a sequence of standard bus read and write operations. This "bit serial" interface allows the  $\mu$ Port Saver to work well in 8-bit, 16 bit, 32-bit, and 64-bit systems.

A Write Protect ( $\overline{\text{WP}}$ ) pin prevents inadvertent writes to the memory.


Xicor EEPROMs are designed and tested for applications requiring extended endurance. Inherent data retention is greater than 100 years.



# BLOCK DIAGRAM

### **PIN CONFIGURATIONS**

Drawings are to the same scale, actual package sizes are shown in inches:



#### **PIN NAMES**

1/0	Data Innut/Outnut
I/O	Data Input/Output
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
WP	Write Protect Input
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground
NC	No Connect

#### **PIN DESCRIPTIONS**

#### Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/ write operations. When  $\overline{CE}$  is HIGH, the chip is deselected, the I/O pin is in the high impedance state, and unless a nonvolatile write operation is underway, the device is in the standby power mode.

### Output Enable (OE)

The Output Enable input must be LOW to enable the output buffer and to read data from the device on the I/O line.

#### Write Enable (WE)

The Write Enable input must be LOW to write either data or command sequences to the device.

#### Data In/Data Out (I/O)

Data and command sequences are serially written to or serially read from the device through the I/O pin.

#### Write Protect (WP)

When the Write Protect input is LOW, nonvolatile writes to the device are disabled. When  $\overline{WP}$  is HIGH, all functions, including nonvolatile writes, operate normally. If a nonvolatile write cycle is in progress,  $\overline{WP}$  going LOW will have no effect on the cycle already underway, but will inhibit any additional nonvolatile write cycles.

#### **DEVICE OPERATION**

The X84256 serial EEPROM is designed to interface directly with most microprocessor buses. Standard  $\overline{CE}$ ,  $\overline{OE}$ , and  $\overline{WE}$  signals control the read and write operations, and a single I/O line is used to send and receive data and commands serially.

Data input on the I/O line is latched on the rising edge of either  $\overline{WE}$  or  $\overline{CE}$ , whichever occurs first. Data output on the I/O line is active whenever both  $\overline{OE}$  and  $\overline{CE}$  are LOW. Care should be taken to ensure that  $\overline{WE}$  and  $\overline{OE}$  are never both LOW while  $\overline{CE}$  is LOW.

#### **Read Sequence**

A read sequence consists of sending a 16-bit address followed by the reading of data serially. The address is written by issuing 16 separate write cycles (WE and  $\overline{CE}$ LOW,  $\overline{OE}$  HIGH) to the part without a read cycle between the write cycles. The address is sent serially, most significant bit first, over the I/O line. Note that this sequence is fully static, with no special timing restrictions, and the processor is free to perform other tasks on the bus whenever the device  $\overline{CE}$  pin is HIGH. Once the 16 address bits are sent, a byte of data can be read on the I/O line by issuing 8 separate read cycles ( $\overline{OE}$  and  $\overline{CE}$  LOW,  $\overline{WE}$ HIGH). At this point, writing a '1' will terminate the read sequence and enter the low power standby state, otherwise the device will await further reads in the sequential read mode.

# **Sequential Read**

The byte address is automatically incremented to the next higher address after each byte of data is read. The data stored in the memory at the next address can be read sequentially by continuing to issue read cycles. When the highest address in the array is reached, the address counter rolls over to address \$0000 and reading may be continued indefinitely.

# Preliminary

#### **Reset Sequence**

The reset sequence resets the device and sets an internal write enable latch. A reset sequence can be sent at any time by performing a read/write "0"/read operation (see Figs. 1 and 2). This breaks the multiple read or write cycle sequences that are normally used to read from or write to the part. The reset sequence can be used at any time to interrupt or end a sequential read or page load. As soon as the write "0" cycle is complete, the part is reset (unless a nonvolatile write cycle is in progress). The second read cycle in this sequence, and any further read cycles, will read a HIGH on the I/O pin until a valid read sequence (which includes the address) is issued. The reset sequence must be issued at the beginning of both read and write sequences to be sure the device initiates these operations properly.

#### Write Sequence

A nonvolatile write sequence consists of sending a reset sequence, a 16-bit address, up to 64 bytes of data, and then a special "start nonvolatile write cycle" command sequence.

The reset sequence is issued first (as described in the Reset Sequence section) to set an internal write enable latch. The address is written serially by issuing 16 separate write cycles ( $\overline{WE}$  and  $\overline{CE}$  LOW,  $\overline{OE}$  HIGH) to the part without any read cycles between the writes. The address is sent serially, most significant bit first, on the I/O pin. Up to 64 bytes of data are written by issuing a multiple of 8 write cycles. Again, no read cycles are allowed between writes.





Figure 1. Read Sequence



# Figure 2. Write Sequence

The nonvolatile write cycle is initiated by issuing a special read/write "1"/read sequence. The first read cycle ends the page load, then the write "1" followed by a read starts the nonvolatile write cycle. The device recognizes 64-byte pages (e.g., beginning at addresses XXXXXXXX 000000 for X84256).

When sending data to the part, attempts to exceed the upper address of the page will result in the address counter "wrapping-around" to the first address on the page, where data loading can continue. For this reason, sending more than 512 consecutive data bits will result in overwriting previous data.

A nonvolatile write cycle will not start if a partial or incomplete write sequence is issued. The internal write enable latch is reset when the nonvolatile write cycle is completed and after an invalid write to prevent inadvertent writes. Note that this sequence is fully static, with no special timing restrictions. The processor is free to perform other tasks on the bus whenever the chip enable pin  $(\overline{CE})$  is HIGH.

#### **Nonvolatile Write Status**


The status of a nonvolatile write cycle can be determined at any time by simply reading the state of the I/O pin on the device. This pin is read when  $\overline{OE}$  and  $\overline{CE}$  are LOW and  $\overline{WE}$  is HIGH. During a nonvolatile write cycle the I/O pin is LOW. When the nonvolatile write cycle is complete, the I/O pin goes HIGH. A reset sequence can also be issued during a nonvolatile write cycle with the same result: I/O is LOW as long as a nonvolatile write cycle is in progress, and I/O is HIGH when the nonvolatile write cycle is done.

#### Low Power Operation

The device enters an idle state, which draws minimal current when:

- an illegal sequence is entered. The following are the more common illegal sequences:
  - -Read/Write/Write-any time
  - -Read/Write '1'—When writing the address or writing data.

# SYMBOL TABLE



- -Write '1'-when reading data
- -Read/Read/Write '1'—after data is written to device, but before entering the NV write sequence.
- -the device powers-up;
- -a nonvolatile write operation completes.

While a sequential read is in progress, the device remains in an active state. This state draws more current than the idle state, but not as much as during a read itself. To go back to the lowest power condition, an invalid condition is created by writing a '1' after the last bit of a read operation.

#### Write Protection

The following circuitry has been included to prevent inadvertent nonvolatile writes:

—A special "start nonvolatile write" command sequence is required to start a nonvolatile write cycle.

# **ABSOLUTE MAXIMUM RATINGS\***

Temperature under Bias	–65°C to +135°C
Storage Temperature	–65°C to +150°C
Terminal Voltage with	
Respect to V <sub>SS</sub>	–1V to +7V
DC Output Current	

#### **RECOMMENDED OPERATING CONDITIONS**

Temperature	Min.	Max.		
Commercial	0°C	+70°C		
Industrial	-40°C	+85°C		
Military†	–55°C	+125°C		

#### **\*COMMENT**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Supply Voltage	Limits
X84256	5V ±10%
X84256 – 2.5	2.5V to 5.5V
X84256 – 1.8	1.8V to 3.6V

# D.C. OPERATING CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ )

(Over the recommended operating conditions, unless otherwise specified.)

		Lin	nits		
Symbol	Parameter	Min.	Max.	Units	Test Conditions
I <sub>CC1</sub>	V <sub>CC</sub> Supply Current (Read)		1	mA	$\overline{OE} = V_{IL}, \overline{WE} = V_{IH},$ I/O = Open, $\overline{CE}$ clocking @ 10MHz
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Write)		3	mA	I <sub>CC</sub> During Nonvolatile Write Cycle All Inputs at CMOS Levels
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current		1	μA	$\overline{CE} = V_{CC}$ , Other Inputs = $V_{CC}$ or $V_{SS}$
ILI	Input Leakage Current		10	μA	$V_{IN} = V_{SS}$ to $V_{CC}$
I <sub>LO</sub>	Output Leakage Current		10	μA	$V_{OUT} = V_{SS}$ to $V_{CC}$
V <sub>IL</sub> <sup>(1)</sup>	Input LOW Voltage	-0.5	V <sub>CC</sub> x 0.3	V	
V <sub>IH</sub> <sup>(1)</sup>	Input HIGH Voltage	V <sub>CC</sub> x 0.7	V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output LOW Voltage		0.4	V	I <sub>OL</sub> = 2.1mA
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> – 0.8		V	I <sub>OH</sub> = -1mA

**Notes:** (1)  $V_{IL}$  Min. and  $V_{IH}$  Max. are for reference only and are not tested.

D.C. OPERATING CHARACTERISTICS ( $V_{CC}$  = 2.5V to 5.5V) (Over the recommended operating conditions, unless otherwise specified.)

Symbol	Parameter	Lin	nits	Units	Test Conditions
Symbol	Faidilletei	Min.	Max.	Units	Test conditions
I <sub>CC1</sub>	V <sub>CC</sub> Supply Current (Read)		1	mA	$\overline{OE} = V_{IL}, \overline{WE} = V_{IH},$ I/O = Open, $\overline{CE}$ clocking @ 5MHz
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Write)		3	mA	I <sub>CC</sub> During Nonvolatile Write Cycle All Inputs at CMOS Levels
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current		1	μA	$\overline{CE} = V_{CC}$ , Other Inputs = $V_{CC}$ or $V_{SS}$
ILI	Input Leakage Current		10	μA	$V_{IN} = V_{SS}$ to $V_{CC}$
ILO	Output Leakage Current		10	μA	$V_{OUT} = V_{SS}$ to $V_{CC}$
V <sub>IL</sub> <sup>(1)</sup>	Input LOW Voltage	-0.5	V <sub>CC</sub> x 0.3	V	
V <sub>IH</sub> <sup>(1)</sup>	Input HIGH Voltage	V <sub>CC</sub> x 0.7	V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output LOW Voltage		0.4	V	$I_{OL} = 1$ mA, $V_{CC} = 3V$
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} - 0.4$		V	$I_{OH} = -400 \mu A, V_{CC} = 3V$

# **D.C. OPERATING CHARACTERISTICS (V<sub>CC</sub> = 1.8V to 3.6V)** (Over the recommended operating conditions, unless otherwise specified.)

Symbol	Parameter	Lin	nits	Units	Test Conditions
Symbol	Farameter	Min.	Max.	Units	Test conditions
I <sub>CC1</sub>	V <sub>CC</sub> Supply Current (Read)		500	μA	$\overline{OE} = V_{IL}, \overline{WE} = V_{IH},$ I/O = Open, $\overline{CE}$ clocking @ 3MHz
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Write)		2	mA	I <sub>CC</sub> During Nonvolatile Write Cycle All Inputs at CMOS Levels
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current		1	μA	$\overline{CE} = V_{CC}$ , Other Inputs = $V_{CC}$ or $V_{SS}$
ILI	Input Leakage Current		10	μA	$V_{IN} = V_{SS}$ to $V_{CC}$
ILO	Output Leakage Current		10	μA	$V_{OUT} = V_{SS}$ to $V_{CC}$
V <sub>IL</sub> <sup>(1)</sup>	Input LOW Voltage	-0.5	V <sub>CC</sub> x 0.3	V	
V <sub>IH</sub> <sup>(1)</sup>	Input HIGH Voltage	V <sub>CC</sub> x 0.7	V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output LOW Voltage		0.4	V	I <sub>OL</sub> = 0.5mA, V <sub>CC</sub> = 2V
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> -0.2		V	$I_{OH} = -250 \mu A, V_{CC} = 2V$

Notes: (1)  $\,\,V_{IL}$  Min. and  $V_{IH}$  Max. are for reference only and are not tested.

Symbol	Parameter	Max.	Units	Test Conditions
C <sub>I/O</sub> <sup>(2)</sup>	Input/Output Capacitance	8	pF	$V_{I/O} = 0V$
C <sub>IN</sub> <sup>(2)</sup>	Input Capacitance	6	pF	V <sub>IN</sub> = 0V

**CAPACITANCE**  $T_A = +25^{\circ}C$ , f = 1MHz, V<sub>CC</sub> = 5V

Notes: (2) Periodically sampled, but not 100% tested.

#### **POWER-UP TIMING**


Symbol	Parameter	Max.	Units
t <sub>PUR</sub> <sup>(3)</sup>	Power-up to Read Operation	2	ms
t <sub>PUW</sub> <sup>(3)</sup>	Power-up to Write Operation	5	ms

Notes: (3) Time delays required from the time the  $V_{CC}$  is stable until the specific operation can be initiated. Periodically sampled, but not 100% tested.

### A.C. CONDITIONS OF TEST

Input Pulse Levels	V <sub>CC</sub> x 0.1 to V <sub>CC</sub> x 0.9				
Input Rise and Fall Times	5ns				
Input and Output Timing Levels	V <sub>CC</sub> x 0.5				

# EQUIVALENT A.C. LOAD CIRCUITS




# A.C. CHARACTERISTICS

(Over the recommended operating conditions, unless otherwise specified.)

#### Read Cycle Limits – X84256

		$V_{CC} = 5V \pm 10\%$ $V_{CC} = 2.5V - 5.5V$		V <sub>CC</sub> = 1.8	8V – 3.6V			
Symbol	Parameter	Min.	Max	Min.	Max.	Min.	Max.	Units
t <sub>RC</sub>	Read Cycle Time	100		200		330		ns
t <sub>CE</sub>	CE Access Time		25		50		70	ns
t <sub>OE</sub>	OE Access Time		25		50		70	ns
t <sub>OEL</sub>	OE Pulse Width	50		60		90		ns
t <sub>OEH</sub>	OE High Recovery Time	50		60		90		ns
t <sub>LOW</sub>	CE LOW Time	50		70		90		ns
t <sub>HIGH</sub>	CE HIGH Time	50		120		180		ns
t <sub>LZ</sub> <sup>(4)</sup>	CE LOW to Output In Low Z	0		0		0		ns
t <sub>HZ</sub> <sup>(4)</sup>	CE HIGH to Output In High Z	0	25	0	30	0	35	ns
t <sub>OLZ</sub> <sup>(4)</sup>	OE LOW to Output In Low Z	0		0		0		ns
t <sub>OHZ</sub> <sup>(4)</sup>	OE HIGH to Output In High Z	0	25	0	30	0	35	ns
t <sub>OH</sub>	Output Hold from $\overline{CE}$ or $\overline{OE}$ HIGH	0		0		0		ns
t <sub>WES</sub>	WE HIGH Setup Time	25		25		25		ns
t <sub>WEH</sub>	WE HIGH Hold Time	25		25		25		ns

Notes: (4) Periodically sampled, but not 100% tested. t<sub>HZ</sub> and t<sub>OHZ</sub> are measured from the point where  $\overline{CE}$  or  $\overline{OE}$  goes HIGH (whichever occurs first) to the time when I/O is no longer being driven into a 5pF load.



### Write Cycle Limits – X84256


Symbol	Parameter	$V_{CC} = 5$	6V ±10%	$V_{CC} = 2.5V - 5.5V$		V <sub>CC</sub> = 1.8V – 3.6V		Units
Symbol	Faidilielei	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>NVWC</sub> <sup>(5)</sup>	Nonvolatile Write Cycle Time		5		5		5	ms
t <sub>WC</sub>	Write Cycle Time	100		200		330		ns
t <sub>WP</sub>	WE Pulse Width	25		40		70		ns
t <sub>WPH</sub>	WE HIGH Recovery Time	65		150		200		ns
t <sub>CS</sub>	Write Setup Time	0		0		0		ns
t <sub>CH</sub>	Write Hold Time	0		0		0		ns
t <sub>CP</sub>	CE Pulse Width	25		40		70		ns
t <sub>CPH</sub>	CE HIGH Recovery Time	65		150		200		ns
t <sub>OES</sub>	OE HIGH Setup Time	25		25		50		ns
t <sub>OEH</sub>	OE HIGH Hold Time	25		25		50		ns
t <sub>DS</sub> <sup>(6)</sup>	Data Setup Time	12		20		30		ns
t <sub>DH</sub> <sup>(6)</sup>	Data Hold Time	5		5		5		ns
t <sub>WPSU</sub> <sup>(7)</sup>	WP HIGH Setup	100		100		150		ns
t <sub>WPHD</sub> <sup>(7)</sup>	WP HIGH Hold	100		100		150		ns

Notes: (5) t<sub>NVWC</sub> is the time from the falling edge of  $\overline{OE}$  or  $\overline{CE}$  (whichever occurs last) of the second read cycle in the "start nonvolatile write cycle" sequence until the self-timed, internal nonvolatile write cycle is completed.


(6) Data is latched into the X84256 on the rising edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs first.

(7) Periodically sampled, but not 100% tested.

# **CE** Controlled Write Cycle




# WE Controlled Write Cycle



# PACKAGING INFORMATION

#### 8-LEAD XBGA


#### X84256: Bottom View




NOTE: ALL DIMENSIONS IN  $\mu\text{M}$  ALL DIMENSIONS ARE TYPICAL VALUES

# PACKAGING INFORMATION






NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)



# 16-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S


NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

# PACKAGING INFORMATION



# 14-LEAD PLASTIC, TSSOP, PACKAGE TYPE V

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)



#### LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

#### U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829, 482; 4,874, 967; 4,883, 976. Foreign patents and additional patents pending.

#### LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.